서브메뉴
검색
Development of Chip Shrink Technology for Lateral-Type GaN based HFETs Using SiO2/ Polyinide Dual IMD Layers
Development of Chip Shrink Technology for Lateral-Type GaN based HFETs Using SiO2/ Polyinide Dual IMD Layers
Detailed Information
- Material Type
- 기사
- ISSN
- 17388090
- Title/Author
- Development of Chip Shrink Technology for Lateral-Type GaN based HFETs Using SiO2/ Polyinide Dual IMD Layers / Seung kyu Oh ; Hwa-Young Ko
- Material Info
- pp. 213
- Added Entry-Personal Name
- Seung kyu Oh
- Added Entry-Personal Name
- Hwa-Young Ko
- Host Item Entry
- Electronic Materials Letters : v.11 n.2 2015, 03
- 모체레코드
- 모체정보확인
- Control Number
- gtec:290553
MARC
008150402s2015 a a eng■022 ▼a17388090
■245 ▼aDevelopment of Chip Shrink Technology for Lateral-Type GaN based HFETs Using SiO2/ Polyinide Dual IMD Layers▼dSeung kyu Oh▼eHwa-Young Ko
■300 ▼app. 213
■7001 ▼aSeung kyu Oh
■7001 ▼aHwa-Young Ko
■773 ▼tElectronic Materials Letters▼gv.11 n.2▼d2015, 03
■SIS ▼aKS030308▼b63247▼h3▼sG
Preview
Export
ChatGPT Discussion
AI Recommended Related Books
Detail Info.
- Reservation
- Book Loan Request Service
- My Folder
